

BUR919990305US1

**AMENDMENTS TO THE CLAIMS**

Following is a complete listing of all claims in the application, with an indication of the status of each:

Claim 1 (Previously Amended). A vertical field effect transistor including a semiconductor pillar conduction channel, gate electrodes in trenches adjacent said semiconductor pillar, a layer of insulator adjacent said gate electrodes and opposite said semiconductor pillar, sidewalls adjacent said semiconductor pillar above said gate electrodes in said trenches, insulator material in said trenches above said gate electrodes and between said sidewalls and said layer of insulator, said insulator material being selectively etchable relative to said sidewalls and said semiconductor pillar, and at least one contact that is borderless to the gate electrodes.

Claim 2 (Currently Amended). A vertical transistor as recited in claim 1, further including isolation material adjacent said layer of insulator and surrounding said vertical transistor, said isolation material being selectively etchable relative to said layer of insulator.

Claim 3 (Currently Amended). A vertical transistor as recited in claim 2, wherein said at

Serial No. 09/944,665

2

BUR919990305US1

least one contact is formed in an opening in said isolation material adjacent said layer of insulator to a conductive region at an end of said pillar.

Claim 4 (Currently Amended) A vertical transistor as recited in claim 1, wherein said at least one contact includes

a contact formed in an opening to an end of said pillar, and  
a contact formed in an opening adjacent to and extending above said pillar to said gate structure and insulated from said pillar by ~~an insulating sidewall~~ one of said sidewalls on said pillar.

Claim 5 (Currently Amended) A vertical transistor as recited in claim 1, further including a spacer in ~~said trench~~ one of said trenches between one of said gate structure electrodes and a bottom of ~~said trench~~ one of said trenches.

Claim 6 (Previously Amended) An integrated circuit device including isolation material surrounding transistor locations in a substrate, vertical field effect transistors formed at said transistor locations and having a gate electrode structure formed in a trench.

a layer of insulator material in said trench between said isolation material and said gate electrode structure, said isolation material being selectively etchable relative to said layer of

BUR919990305US1

insulator,

a contact opening formed along an interface of said layer of insulator material and said isolation material, and

at least one contact that is borderless to the gate electrode structure.

**Claim 7 (Currently Amended)** A device as recited in claim 6, wherein said gate electrode structure includes dual gate electrodes extending on opposite sides of a conduction channel.

**Claim 8 (Currently Amended)** A device as recited in claim 6, wherein said at least one contact is formed in said contact opening in said isolation material adjacent said layer of insulator material and extending to a conductive region ~~extending below said pillar~~.

**Claim 9 (Currently Amended)** A device as recited in claim 6, wherein said at least one contact includes

a contact formed in an opening to an end of a semiconductor pillar in said trench , and

a contact formed in an opening adjacent to and extending above said pillar to said gate electrode structure and insulated from said pillar by an insulating sidewall on said pillar.

**Claim 10 (Currently Amended)** A device as recited in claim 6, further including a spacer in said trench between said gate electrode structure and a bottom of said trench.

BUR919990305US1

Claim 11 (Withdrawn). A method of making a semiconductor device including a field effect transistor, said method including steps of

forming a semiconductor pillar in a trench in a body of a first insulating material, said trench extending to a layer of semiconductor material,  
forming a layer of a second insulating material on walls of said trench, and  
etching a contact opening to said semiconductor material through said first insulating material selectively and adjacent to said second insulating material.

Claim 12 (Withdrawn) A method as recited in claim 11, including further steps of  
forming a gate structure adjacent sides of said pillar,  
forming layers and/or sidewalls of selectively etchable materials over said gate structure and said pillar, and  
forming contact openings to an end of said pillar and said gate structure by selective etching of said layers at locations above and adjacent said pillar, respectively.

Claim 13 (Withdrawn) A method as recited in claim 11, including further steps of defining a height of said pillar by thickness of a layer of sacrificial material.

Claim 14 (Withdrawn) A method as recited in claim 13, wherein said sacrificial material is germanium oxide.

BUR919990305US1

Claim 15 (Withdrawn) A method as recited in claim 11, wherein said step of forming said pillar is performed by epitaxial semiconductor growth in a trench.

Claim 16 (Withdrawn) A method as recited in claim 11, wherein said step of forming said pillar is performed by etching of a layer of semiconductor material.

Claim 17 (Withdrawn) A method as recited in claim 11, including a further step of limiting a dimension of said pillar by a distance between isolation structures.

Claim 18 (Currently Amended) A transistor comprising  
a substrate,  
a first diffusion region,  
a second diffusion region above said first diffusion region,  
a channel extending vertically between said first diffusion region and said second diffusion region,  
a gate structure extending on at least one side of said channel, and  
a contact to said first diffusion region borderless to said gate structure.

Claim 19 (Currently Amended) A transistor as recited in claim 18, wherein said transistor is a vertical transistor and wherein said first diffusion region is formed in said substrate and said second diffusion region is formed on the channel.

BUR919990305US1

Claim 20 (Original) A transistor as recited in claim 18, wherein said gate structure extends on two sides of said channel.

Claim 21 (Currently Amended) A transistor as recited in claim 19, wherein a contact to said gate structure extends above ad on two sides of said second diffusion region.

Claim 22 (Original) A transistor as recited in claim 19, further including separate contacts to separate portions of said gate structure on different sides of said channel.

Claim 23 (Original) A transistor as recited in claim 18, wherein said gate structure extends on at least three sides of said channel.

Claim 24 (Currently Amended) A transistor as recited in claim 18, further including a contact to said second diffusion region borderless to said gate structure.

Claim 25 (Original) A transistor as recited in claim 18, wherein said transistor comprises a pillar of single crystal silicon having an edge.

Claim 26 (Currently Amended) A transistor as recited in claim 25, wherein said pillar comprises said first diffusion region, said channel and said second diffusion region, said gate structure extending adjacent said pillar.

**BUR919990305US1**

**Claim 27 (Currently Amended)** A transistor as recited in claim 26, wherein said first diffusion region extends into single crystal silicon beneath said pillar and extends below said gate structure for formation of a contact adjacent said gate structure.

**Claim 28 (Currently Amended)** A transistor as recited in claim 26, further comprising an insulator adjacent said gate structure, wherein said contact to said first diffusion region comprises a conductive layer adjacent said insulator.

**Claim 29 (Currently Amended)** A transistor as recited in claim 26, wherein a contact to said gate structure is borderless to said second diffusion region.

**Claim 30 (Original)** A transistor as recited in claim 26, wherein said contact to said second diffusion region extends adjacent to a spacer which is self-aligned to said edge.

**Claim 31 (Original)** A transistor as recited in claim 26, wherein said pillar extends above said gate structure.

**Claim 32 (Original)** A transistor as recited in claim 18, further comprising an isolation structure, wherein said transistor is self-aligned to said isolation structure.

**BUR919990305US1**

**Claim 33 (Currently Amended)** A transistor as recited in claim 18, further comprising a contact between said first diffusion region and another diffusion region forming part of a second transistor, wherein said contact between said first diffusion region and said another diffusion region extends over an area of insulation between said first transistor and said second transistor.

**Claim 34 (Original)** A transistor as recited in claim 33, wherein said insulation comprises an etched and deposited isolation structure.

**Claim 35 (Currently Amended)** A transistor as recited in claim 34 wherein said substrate comprises ~~SOI~~ silicon-on-insulator having buried oxide isolation and wherein said insulation comprises said buried oxide isolation.

**Claim 36 (Currently Amended)** A transistor as recited in claim 33, wherein said first transistor and said second transistor comprise an inverter and wherein said contact to said first diffusion region is a contact to said inverter.

**Claim 37 (Original)** A transistor as recited in claim 18, wherein said gate structure comprises a continuous interior wall entirely surrounding said channel and spaced therefrom by a dielectric layer.

BUR919990305US1

Claim 38 (Original) A transistor as recited in claim 18 wherein said gate structure is self-aligned to said channel.

Claim 39 (Currently Amended) A transistor as recited in claim 18 wherein said first diffusion region comprises a dopant species provided separately from said second diffusion region.

Claim 40 (Original) A transistor as recited in claim 18, wherein said channel is of sublithographic width.

Claim 41 (Currently Amended) A transistor as recited in claim 18, wherein said first diffusion region includes

top and side surfaces covered by a dielectric material,  
a borderless opening at least through a portion of the dielectric material on said top surface, and  
a first diffusion contact formed in the opening.

Claim 42 (Currently Amended) A transistor as recited in claim 18, wherein said second diffusion region includes

top and side surfaces covered by a dielectric material,  
a borderless opening at least through a portion of the dielectric material on said

**BUR919990305US1**

top surface, and

a second diffusion contact formed in the opening.

**Claim 43 (Original)** A transistor as recited in claim 18, wherein said gate structure includes

top, bottom and side surfaces covered by a dielectric material,

a borderless opening at least through a portion of the dielectric material on said top surface, and

a gate contact formed in the opening.

**Claim 44 (Currently Amended)** A transistor as recited in claim 18, wherein said first diffusion region, said second diffusion region and said gate structure each include a borderless contact.